{READ_LIBERTY}
read_verilog {NETLIST_PATH}
link_design {DESIGN_TOP}
create_clock -name clk -period {CLK_PERIOD} [get_ports {{{CLK_PORTS}}}]
report_power > {POWER_RPT_PATH}
